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Abstract—Piezoelectric vibration energy harvesters have been
widely researched and are increasingly employed for powering
wireless sensor nodes. The Synchronized Switch Harvesting on
Inductor (SSHI) circuit is one of the most efficient interfaces
for piezoelectric vibration energy harvesters. However, the tradi-
tional incarnation of this circuit suffers from a significant start-
up issue that limits operation in low and variable amplitude
vibration environments. This paper addresses this start-up issue
for the SSHI rectifier by proposing a new architecture with SSHI
startup circuitry. The startup circuitry monitors if the SSHI
circuit is operating correctly and re-starts the SSHI interface if
required. The proposed circuit is comprehensively analyzed and
experimentally validated through tests conducted by integrating
a commercial piezoelectric vibration energy harvester with the
new interface circuit designed in a 0.35 µm HV CMOS process.
Compared to conventional SSHI rectifiers, the proposed circuit
significantly decreases the required minimum input excitation
amplitude before energy can be harvested, making it possible to
extract energy over an increased excitation range.
Index Terms—Energy harvesting, piezoelectric transducer, syn-
chronized switch harvesting on inductor (SSHI), rectifier.
I. INTRODUCTION
Along with the development of Internet of Everything,
wireless sensing networks (WSN) are being developed to
interconnect between the physical world and the Internet. In
order to make these low-power devices fully self-sustained,
there has been an emerging research interest on harvesting
ambient vibration energy [1]–[3]. Piezoelectric transducers
(PT) are widely used in vibration energy harvesters (VEH)
as mechanical-to-electrical transducers due to their relatively
high power density [4], scalability and compatibility with
conventional integrated circuit technologies [5], [6]. A typical
piezoelectric VEH can provide an power density of around
10 - 500 µW · cm−2, which sets a significant constraint on
designing the associated power conditioning interface circuit
[7], [8]. Full-bridge rectifiers are widely used in commercially
available harvesters due to their simplicity and stability; how-
ever, they set high threshold voltages for the generated energy
to be extracted by the circuit. While vibrating at or close to its
resonance, a piezoelectric VEH can be modeled as a current
source IP connected in parallel with a plate capacitor CP and
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a resistor RP . Fig. 1 shows the full-bridge rectifier connected
with a PT and the associated waveforms. From the figure, it
can be seen that a significant amount of charge is wasted due
to discharging and charging the internal capacitor CP so that
only a small fraction of charge can be transferred to CS [9].
In order to improve the power efficiency and minimize
the charge waste due to charging CP , many active interface
circuits have been reported [8], [10], including MPPT (max-
imum power point tracking) [11], [12], synchronous electric
charge extraction (SECE) [13]–[16], etc. Among all interface
circuits for piezoelectric VEH, the SSHI (Synchronized Switch
Harvesting on Inductor) rectifier [17] is one of the most
energy-efficient circuits with ideally no charge wastage. The
SSHI circuit performs charge inversion on CP through an RLC
system controlled by synchronized switches. Successful on-
chip implementations of SSHI (bias-flip) interface circuits has
been previously described and demonstrated by Ramadass [18]
and by Aktakka [19]. Fig. 2 shows the SSHI interface circuit
and its associated waveforms. At each zero-crossing point of
IP , the switches are synchronously closed for a short period
of time to invert the charge on CP from −(VS + 2VD) to
(VS+2VD)−VTH , where VTH represents the energy loss due
to the resistance of the RLC network and Vpiezo = VP −VN is
the voltage across the PT. Despite the performance of the SSHI
rectifier, a startup issue exists which may prevent the system
from commencing operation and no energy can be extracted
as a result. In Section II, the conventional SSHI rectifier is
modeled and the startup issue is addressed with theoretical
calculations and simulations. Section III presents an overall
view of the proposed SSHI rectifier. The detailed circuit im-
plementations are presented in Section IV and the simulation
results in Section V. Section VI shows the measured results
and a conclusion is given in the last section.
II. MODELING
In a conventional SSHI circuit, the switches controlling the
inductor (see Fig. 2) are synchronously turned ON to invert
the voltage on CP while IP crosses zero. When IP is close
to zero, the diodes of the full-bridge rectifier are just about
to turn OFF. At this instant, one of VP and VN is close to
−VD and the other one is close to VS + VD. One method
to detect the zero-crossing of IP is to compare either VP or
VN (depending on the sign of Vpiezo) with a reference voltage
Vref using continuous-time comparators [20]. The reference
2(a) The equivalent circuit of a piezoelectric VEH connected to a full-
bridge rectifier.
(b) Representative waveforms for the current (IP ) and voltage
(Vpiezo).
Fig. 1: Full-bridge rectifier for piezoelectric VEH and the associated waveforms.
(a) SSHI interface circuit. (b) Associated waveform.
Fig. 2: SSHI interface and the associated waveforms.
voltage Vref is set slightly higher than the negative value
of the voltage drop of the diodes (−VD). Fig. 3a shows the
waveforms while the SSHI circuit is operating properly, where
SY N is the synchronous signal used to generate the switching
signal φSSHI . For each IP zero-current point, a rising edge
is generated in SY N . The condition for generating the rising
edge is that either VP or VN should go below Vref attaining
−VD. If the excitation input is too small to make VP or VN
attain −VD, SY N will stay high and no synchronous rising
edge can be generated, as illustrated in Fig. 3b. In this case,
the switches in the SSHI circuit are kept open and no energy
can be extracted.
For no or very weak input excitation, both of VP and VN are
equal to 12VS or oscillate around this voltage. This is because
the high and low limits of these two voltages are VS + VD
and −VD. If the four diodes match with same voltage drop,
the value of VP and VN will approximate the middle balance
voltage (VS+VD)+(−VD)2 =
1
2VS . If there is a mismatch for the
diodes, this balance voltage may be shifted a bit but this effect
can be partially absorbed by the mismatch of other diodes. As
a result, some, or even most, of effect contributing to shift
the balance voltage is canceled. In this implementation, the
diodes are carefully selected and experimentally measured for
minimal mismatch. Hence the balance voltage for VP and VN
should be very close to 12VS . Noting Vpp(open) is the peak-
to-peak voltage of Vpiezo (Vpiezo = VP − VN ) while the
piezoelectric transducer (PT) is in open-circuit , so Vpp(open)
needs to be greater than 2(VS + 2VD) in order to make
VP (or VN ) attain −VD to trigger the comparators and to
start generating the synchronous signal SY N . Therefore, the
condition to start SSHI circuits is:
3(a) Waveforms while SSHI is operating properly. (b) Waveforms while SSHI is not operating.
Fig. 3: Associated waveforms of SSHI interface while the circuit is operating properly and not operating.
Vpp(open) > 2(VS + 2VD) (1)
This is also the condition for a full-bridge rectifier to start
transferring energy. While flipping the voltage Vpiezo at each
zero-crossing moment, there is an electrical damping in the
RLC loop due to the resistance. Assuming the voltage Vpiezo
is flip from VS + 2VD towards −(VS + 2VD), the damped
expression of Vpiezo is: Vpiezo = (VS + 2VD)e
t
τ sin (2pif0t),
where τ = 2L/R and f0 = 12pi
√
1
LC − 1τ2 . After a half
pseudo-period where t = 12f0 , the resulting Vpiezo equals to
−(VS +2VD)e
− pi√
4L
R2C
−1 . Hence the voltage loss VTH due to
flipping (illustrated in Fig. 2b) can be expressed as:
VTH = (VS + 2VD)(1− e
− pi√
4L
R2C
−1
) (2)
Besides the electrical damping calculated above, synchro-
nized current generated to flip Vpiezo in the SSHI circuit pro-
duces an electrical actuation that opposes the vibration, which
increases the effective damping of the mechanical system. This
effect is known as Synchronized Switch Damping (SSD) [21],
[22]. SSD can significantly affect the mechanical vibration for
strongly-coupled piezoelectric transducers; however this effect
is limited or negligible for weakly-coupled PTs. Hence, the
SSD effect has not been considered here and is assumed to
be negligible. According to the voltage loss in (2), in order
to make VP (or VN ) attain −VD to keep the SSHI circuit
operating after the charge inversion, the open-circuit peak-to-
peak voltage of Vpiezo should be greater than VTH . Therefore,
the condition to maintain operation is:
Vpp(open) > VTH (3)
After comparing the two threshold voltages in (1) and (3),
the condition for starting the SSHI circuit is usually much
more difficult to be satisfied than the condition for keeping
it working while it is already operating. In real-world imple-
mentations, the ambient vibration is unpredictable and periods
corresponding to no input vibration (or very small vibrations
that cannot satisfy the condition in (3)) are very likely to
occur. Therefore, once an SSHI circuit stops operating, the
minimal excitation requirement for the circuit to extract energy
is increased from (3) to (1), which means the input excitation
needs to overcome a much higher threshold to start the circuit.
Fig. 4 shows the simulated waveforms to illustrate how the
SSHI circuit fails to restart after a period of weak excitation.
The signal IP (top) represents the input excitation amplitude
and it is expressed as IP = I0 sinωt, where the I0 values
corresponding to different periods of time are shown above
the signal. Vpiezo (Vpiezo = VP − VN ) is the voltage across
the PT and VP and VN are the voltage at the two electrodes of
the PT. SY N is the synchronous signal to invert the voltage
across the PT and φSSHI is the synchronous switch signal
generated from SY N to flip Vpiezo. Before t1 in the figure,
an excitation level at I0 = 230 µA makes the SSHI operate
properly with the signal SY N generated correctly. Between
t1 and t2, the excitation is decreased to a value such that the
condition in (3) is marginally satisfied. During this time, SY N
can still be generated and Vpiezo can be properly inverted.
After t2, the excitation input is further decreased to a near-
zero value to simulate the condition for very week excitation,
so that the SSHI circuit cannot maintain operation. In this
case, the synchronous signal SY N maintains a high level.
As the charge on the internal capacitor CP of the PT cannot
be inverted, the remaining charge on CP diminishes due to
the internal leakage. As a result, VP and VN tend towards
1
2VS and Vpiezo tend towards zero, where VS is set to 3 V
in the simulation. From t3 the excitation input is gradually
increased to I0 = 100 µA, 150 µA, 200 µA and 250 µA. When
the excitation is increased to a level much higher than 90 µA,
the SSHI circuit cannot be restarted while both VP and VN are
oscillating around 12VS and they cannot attain −VD. Although
the excitation level of I0 = 90 µA is sufficient to maintain the
SSHI circuit (between t1 and t2), it cannot restart the SSHI,
even at a higher value of I0 = 250 µA.
The simulation results show that the operational range of
this SSHI rectifier implementation is limited as it requires high
input excitation to be restarted. In the following sections of
this paper, a new SSHI architecture is introduced, which is
able restart the SSHI circuit when required to increase the
4Fig. 4: Simulation waveforms showing the SSHI circuit fails to restart.
effective operational range.
III. PROPOSED ARCHITECTURE
This section proposes an improved SSHI rectifier able to
automatically restart the SSHI circuit while it is not working.
Fig. 5 shows the block architecture of the proposed system
containing a conventional SSHI rectifier and an SSHI startup
circuitry. The synchronous signal SY N is generated from the
“zero-crossing detector” block while a zero-crossing moment
of IP is detected. This signal is used in the conventional
SSHI rectifier to flip the voltage across the PT and it is also
used by the “SSHI working monitor” block to monitor if the
SSHI interface is operating correctly. Once the SSHI circuit
stops generating the SY N signal, the signal WORKING
goes low indicating that the SSHI is not operating now. A
low WORKING signal turns ON the power supply for
the following “Excitation evaluation” block. This block aims
to evaluate the input excitation because restarting the SSHI
circuit is only needed if the input excitation is stable (not
an instant shock) and the amplitude is high (the condition
Vpp(open) > VTH is satisfied for the SSHI circuit being able
to maintaining operating once started). If either of these two
conditions are not met, the “excitation evaluation” block will
not restart the SSHI circuit as it will stop working again after
being restarted and the energy “invested” to restart is wasted.
If this block determines that the SSHI circuit can be restarted
under the given excitation, a signal PRECHARGE will be
generated to allow the “pre-charging” block to charge the PT
to a voltage value sufficient to generate the SY N signal. Once
SY N is generated, “SSHI working monitor” block reads this
signal and send a high WORKING signal to indicate that
the SSHI circuitry is operating. Therefore, the following two
blocks “excitation evaluation” and “pre-charging” are powered
OFF to minimize power loss.
Using the proposed circuit, the threshold of starting an SSHI
circuit is lowered from (1) to (3) and both thresholds depend
on VS . If the diodes are with zero voltage drop and VS is
high, say 4 V, the threshold for conventional SSHI circuits
(Vpp(open) > 8 V) is relatively hard to attain for some PTs
implemented in low excitation environments. If a load device
is present and continuously consumes the energy in CS , weak
excitation prevents the system from harvesting any energy
and VS keeps decreasing. Assuming VS is decreased to 0.5 V
after a long period of time without any input excitation, the
threshold in (1) is lowered to 2VS = 1 V and a conventional
SSHI circuit can be started from a much lower threshold
Vpp(open) > 1 V (a stable power supply generated from this
low VS with a boost converter is assumed to be available).
While conventional SSHI circuits becomes easier to be started,
the same principle also applies to the proposed SSHI rectifier
with startup circuitry, where the threshold in (3) is also signif-
icantly decreased to Vpp(open) > VS(1− e
− pi√
4L
R2C
−1
), which
can be around 0.2 V ∼ 0.5 V. Hence, the proposed circuit
always shows an increased operational range for different VS
values although this improvement becomes less obvious for
low VS .
Besides giving a “kick” with the invested energy from the
battery to start the SSHI circuit as proposed in this paper,
another method is also possible by using a different means to
detect zero-crossing points and flipping Vpiezo until it exceeds
VS + 2VD. For this method, detecting if the SSHI circuit can
extract any energy from the PT is also useful (equivalent to
“working” and “non-working” phases in this paper). This is
because if the excitation is too small to meet the condition in
(3), neither VP nor VN can attain VS + VD or −VD; hence
repeatedly flipping Vpiezo in this case will waste the energy
used to drive the large W/L CMOS switches without any
5Fig. 5: System architecture of the proposed SSHI interface with self-startup circuitry.
Fig. 6: Conventional SSHI rectifier.
energy harvested. In order to distinguish these two phases,
additional blocks need to be designed, which add extra power
consumption and complexity, while the proposed SSHI startup
circuit can just use the SY N signal to do the same job.
Distinguishing between “working” and “non-working” phases
can not only decrease the chip power consumption in this
case, but it also provides an important signal for the load
electronics, such as a wireless sensor node, to indicate if any
energy is being harvested. Therefore, the load electronics can
dynamically manage the power consumption in the case of
very low environmental vibration or no vibration.
Fig. 5 presents a block level diagram to describe the working
principle of the entire system and the detailed transistor-level
circuits for different blocks will be presented in the next
section.
IV. CIRCUIT IMPLEMENTATION OF THE PROPOSED SSHI
CIRCUIT
This section describes the implementation of the self-startup
SSHI rectifier as a CMOS circuit. As shown in the block
diagram of Fig. 5, there are four main blocks in the proposed
circuit: a conventional SSHI circuit, a working monitoring
block, an excitation evaluation block and a pre-charging block.
These blocks and the internal transistor-level circuit diagrams
will be presented and explained in this section.
A. Conventional SSHI circuit
Fig. 6 shows the circuit diagram of the conventional SSHI
rectifier. In order to find the current zero-crossing point of IP ,
two continuous-time comparators are employed to compare VP
and VN with a reference voltage Vref , which is set slightly
6Fig. 7: Ring oscillator and DC-DC converters to generate gate over-driving voltage levels.
higher than −VD. Details of this method to detect the zero-
crossing point is explained in Section II. As Vref < 0 V, the
negative power supply of the comparators is connected to a
negative voltage level in order to keep Vref in the operational
range of the comparators. In this paper, the comparators are
powered with supplies of −0.75 V and 1.5 V. The signal SY N
from the outputs of these two comparators is the synchronous
clock signal having a rising edge at each IP zero-crossing
point. Each rising edge of SY N is used to generate a fixed-
width pulse in the following delay block. The pulse width is
adjusted to control the ON-time of the two switches of the
inductor.
The fixed-width pulse generator aims to generate the fixed-
width pulse signal from SY N . This pulse generator is a simple
AND gate where the synchronous signal SY N is ANDed with
the delayed and inverted version of SY N . The delay is per-
formed using two weak inverters charging up capacitors, where
the total capacitance is controlled by a 6-bit signal C[0:5].
The pulse width is adjustable over a wide range from 2 µs to
70 µs with resolution of 1.1 µs, which is able to accommodate
large inductors up to 2 mH. The 6-bit delay control signal
C[0:5] statically controls the width of the generated pulse
equal to a half pseudo-period of the RLC oscillation system.
In this implementation of the proposed SSHI rectifier, the 6-
bit signal C[0:5] is set externally. For a given inductor (with
inductance L) and a given PT (with internal capacitance CP ),
the duration of putting the switches ON is fixed. Hence, before
implementation, it is necessary to do a one-time calibration for
the 6-bit signal C[0:5]. Although this static settling of flipping
phase can be precisely tuned, possible unpredictable variation
of the parameters of the PT due to fatigue (e.g. internal micro-
cracks) during operation may change the internal capacitance
CP and make the static settling method invalid. Alternative
auto-timing solutions presented in [19], [23] can be considered
in future designs to dynamically settle the flipping phase.
The switch-controlling signal obtained from the delay block
cannot be directly used for driving the two switches because
different voltage levels are needed. The voltages of the two
7sides of the switches are VP and VN , which vary over a wide
range between −VD and VS +VD; however, the voltage levels
of the pulse signal obtained from the delay block are 0 V and
1.5 V (the VDD used in this implementation is 1.5 V). In order
to fully switch ON and OFF the two switches, the driving
signal on the switches should have an ON voltage higher than
VS + VD and OFF voltage lower than −VD. Assuming the
voltage VS does not go higher than 4 V and the energy stored
on CS will be transferred to a battery capacitor when VS
attains this threshold, so voltage levels of −0.75 V and 4.5 V
are suitable to fully drive the switches. For this reason, a level-
up shifter is needed to shift the voltage level 0 V to −0.75 V
and 1.5 V to 4.5 V. A two-stage level-up shifter is shown in the
figure, which is able to shift the high level of the input signal
to a higher voltage and the low level to a lower voltage. The
different voltage levels shown in the figure are GND = 0 V,
VDD = 1.5 V, VDDA = 4.5 V and Vsub = −0.75 V. The first
stage employs a cross-coupled PMOS load aims to shift logic
voltage levels from [0 V, 1.5 V] to [0 V, 4.5 V]. The second
stage employs a cross-coupled NMOS load to further shift
logic levels from [0 V, 4.5 V] to [−0.75 V, 4.5 V].
In order to provide gate overdriving voltages VDDA and
Vsub, switched capacitor (SC) DC-DC converters are em-
ployed, which are driven by an internally generated clock
signal. Fig. 7 shows the circuit diagrams to provide gate over-
driving voltage levels and a clock signal for the other blocks.
A 16 kHz clock is generated from a ring oscillator and its
frequency is reduced to 1 kHz to drive the converters. The
1 kHz is then cross-coupled with its delayed inverted version
with two NAND gates to generate two non-overlapping signals
φ1 and φ2. These two clock signals are shifted with two
different level shifters to drive the DC converters. Besides
employing SC DC-DC converters, a higher supply (HS) circuit
for VDDA and a negative voltage converter (NVC) for Vsub are
also good options as presented in [9]. As ring oscillators are
normally power hungry and the one in this implementation
consumes 260 nW power (other circuits in Fig. 7 consume
additional 13 nW), using HS and NVC circuits can decrease
the power consumption to 96 nW. However, the circuit in
this work requires a clock signal to drive the counters in
other blocks. Due to this reason, SC DC-DC converters only
consumes 13 nW additional power while the HS and NVC
circuits would consume more.
B. SSHI working monitoring block
In order to monitor the conventional SSHI circuit, the
synchronous signal SY N is used in the “SSHI working mon-
itoring” block, which is shown in Fig. 8. This block employs
a 8-bit digital counter (two MSBs can be set externally and
other bits are connected to VDD) driven by an internally
generated 1 kHz clock signal. The counting-down time of the
counter is set several times longer than the longest period of
the current source IP . For this implementation, the PT has
a natural frequency of 82 Hz, hence the count is set to 128,
which is approximately 10 times of the period of the PT. The
counter can be reset by a low SY N , which represents one of
the voltages VP and VN attains −VD. Hence, while the SSHI
Fig. 8: Circuit diagram of SSHI working monitoring block.
circuit is working and the signal SY N is generated correctly,
the counter can be reset at each zero-crossing point of IP .
While the SSHI circuit stops working, the signal SY N will
keep at high level. As a result, the counter cannot be reset
until it finishes counting and sends a reset signal to the D-
flip-flop so that the signal WORKING goes to low level
indicating that the SSHI circuit is not working. While the SSHI
is not working, the WORKING also disables and resets the
counter to initialize it for the next time when the SSHI restarts
operation. During the non-working state, once the signal SY N
can be generated correctly, the output of the D-flip-flop takes
the value of the input VDD so that WORKING goes to
high level. Based on the signal WORKING, the following
blocks can be cut off from power while the SSHI is working
to decrease power loss.
C. Excitation evaluation block
When the signal WORKING is low, the system goes to
“non-working” state and it tries to restart the SSHI circuit;
however, the system needs first to evaluate whether the startup
is rewarding. If the excitation is just a weak impulse (pro-
ducing a weak vibration attenuating to zero) or it is stable
(not an impulse) but not high enough to maintain the opera-
tion of the SSHI circuit, restarting is not rewarding because
the circuit will stop operating shortly after it is restarted
and the invested energy is completely wasted. It should be
mentioned that if the excitation levels in these two cases
satisfy Vpp(open) > 2(VS + 2VD), the SSHI startup circuitry
will not be used and the SSHI circuit will be automatically
started. Hence, for restarting the circuit in low excitation
levels, an “excitation evaluation” block is necessary to provide
the decision as to whether to restart the SSHI circuit. There
are two things that the “excitation evaluation” block needs
to evaluate before making a decision: the excitation amplitude
and its duration. Fig. 9 shows the circuit diagram of this block
which consists of three stages. The stage 1 aims to evaluate
the excitation amplitude, stage 2 aims to evaluate the duration
of the excitation satisfying the previous stage and stage 3
provides the signal to the next block to restart the SSHI circuit.
In the stage 1, the excitation amplitude is evaluated by
comparing a fraction of VS with a fraction of VP . The rule of
evaluating the excitation amplitude is that the SSHI circuit can
at least maintain operation and generation of the SY N signal
once it is restarted. (3) gives the condition for maintaining the
SSHI in operational mode. Hence, the peak-to-peak voltage of
VP − VN (or Vpiezo) should be greater than VTH . If only VP
8Fig. 9: Circuit diagram of excitation evaluation block.
is monitored instead of considering (VP −VN ), this condition
is equivalent to that the zero-to-peak amplitude of VP should
be greater than 14VTH .
While the SSHI circuit is not working, both VP and VN
are around a balance voltage 12VS . So a comparison can be
performed between voltages VP and ( 12VS− 14VTH ). If VP goes
lower than ( 12VS − 14VTH ), it means the excitation amplitude
is high enough to satisfy the condition in (3) to maintain the
SSHI circuit in the “working” state. From the expression of
VTH in (2), the condition above can be written as:
VP <
1
2
VS−1
4
VTH ⇒ VP < 1
2
VS−VS + 2VD
4
(1−e
− pi√
4L
R2C
−1
)
(4)
In this implementation, off-chip diodes are used in the
rectifier because the CMOS process accessed for this im-
plementation does not support Schottky diodes. The forward
voltage drop VD of the diodes is measured at around 0.2 V.
Assuming VS  2VD, the inductor is L = 1 mH, the internal
capacitance of the PT is CP = 115 nF and the total ON
resistance of the two switches is R = 20 Ω, so 4LR2C  1.
Hence, (4) can be approximately written as:
VP <
1
2
VS− VS
4
(1−e−piR2
√
C
L )⇒ VP < 1
4
VS(1+e
−piR2
√
C
L )
(5)
With the L, R and C chosen above, e−
piR
2
√
C
L ≈ 0.72.
Hence (5) can be expressed as VP < 1.724 VS . Considering
the shift of the balance voltage 12VS due to diode mismatch
and the fabrication tolerances of the CMOS process, a suitable
condition is chosen as 12VP <
3
16VS , where the fractions on
the both sides are to make sure the voltages in the operational
range of the comparator. Hence the resistance ratios in Fig.
9 are: R2R1 =
13
3 and R3 = R4. In this implementation, the
resistors are chosen as R1 = 60 MΩ, R2 = 260 MΩ, R3 =
R4 = 50 MΩ and these resistors are implemented off-chip.
While the SSHI circuit is operating and the WORKING
signal is high, the two resistive branches and power supply
of the comparator are cut off to decrease unnecessary power
loss, which totally consume around 151 nW static power. Once
the condition 12VP <
3
16VS is met, EXCI goes high, which
means the excitation amplitude is high enough.
The stage 2 of this “excitation evaluation” block aims
to filter any vibration impulses by employing two digital
counters. The primary (10-bit) counter takes EXCI as the
clock signal and counts the number of pulses in EXCI in
order to determine if the excitation is stable. The 7 LSBs
of the primary counter are set to 7’b1111111 internally and
its 3 MSBs can be set externally, which enables a counting
number varying from 127 to 1023. As the startup circuitry
aims to restart the SSHI circuit under excitation levels between
VTH < Vpp(open) < 2(VS + 2VD), the counting number set
for this counter is determined by the vibration cycles of a PT
attenuating from Vpp(open = 2(VS + 2VD) to Vpp(open = VTH
without applying any stable excitation, which depends on
the mechanical characteristics of the PT. After experimentally
measuring the PT that is used in the measurements, it takes
around 45 vibration cycles while it attenuates between these
two excitation levels. That takes 0.55 s as its natural frequency
is 82 Hz. Hence the counting number for the primary counter
is set to 127 (around 1.6 s for this PT) in order to fully cover
45 attenuation cycles. For different PTs, the attenuation cycles
are different but the maximum value 1023 is believed to be
compatible with most of low frequency and high Q PTs.
The secondary counter (8-bit) in this stage is employed
to reset the primary counter after a period of time while no
EXCI pulse is present. This counter is reset by the pulses of
the signal EXCI and it is driven by a 1 kHz CLK signal,
which is internally generated. While an impulse excitation
is present, a number of pulses of EXCI will be generated
to clock the primary counter. If the counting number is set
sufficiently large, no EXCI will be generated and the reset
input of the secondary counter is released to start counting.
After a period of time without EXCI pulses, the secondary
counter resets the primary counter and the input excitation is
determined as an impulse. The counting time for this counter
should ideally be set to a value much higher than 2/fP , where
fP is the natural frequency of the PT. In the case that the
9Fig. 10: Circuit diagram of the pre-charging block with on-chip RD = 7.5 MΩ and CD = 30 pF.
input excitation is stable, a pulse EXCI will be generated
for each vibration cycle to reset the secondary counter before
it counts out, and this finally allows the primary counter to
finish counting. The finishing OK signal from the primary
counter is generated and sent to the next Stage. The stage
3 simply employs a D-flip-flop to give the decision of this
block. Once it receives a pulse from the primary counter, the
output PRECHARGE goes to high level to the next block
to pre-charge the piezoelectric device until the SSHI circuit
goes back to work. When the SSHI circuit is restarted, the
WORKING signal resets this flip-flop.
In this implementation, the power supply of the comparator
and the two resistive paths in the stage 1 are cut off with
the signal WORKING while the SSHI circuit is operating
properly to minimize the power consumption. The following
two digital counters and the flip-flop is not powered OFF as
they consumes very little static power; instead, they keep being
reset by a high level WORKING signal until WORKING
goes low to enable the excitation evaluation block.
D. Pre-charging block
Another important block in the proposed SSHI rectifier is
the pre-charging block, which performs the function of restart-
ing the SSHI circuit while it receives an PRECHARGE
signal from the excitation evaluation block. Fig. 10 shows the
circuit diagram of this block. This whole block is controlled by
a key signal PRECHARGE, which indicates if pre-charging
is needed and it also cuts the power supply to this block
when it is at a low level to minimize power loss. Once a
high PRECHARGE signal is present, the comparator is
powered ON and some digital signals in the following sub-
blocks are enabled. While the comparator finds the right time
to perform pre-charging, its high output enables the 16 kHz
CLK and the enabled clock signal CLKE copies CLK. Two
Fig. 11: Simulation waveforms of pre-charging block.
non-overlapping signals φ1 and φ2 are generated and shifted
to higher voltage levels in the following two sub-blocks. The
shifted signals φ1 and φ2 are then used to drive a charge
pump circuit to pre-charge the PT to VDDA − Vsub, which
has a 5.25 V voltage difference. The flying capacitor used in
the charge pump is implemented off-chip with CPC = 50 nF.
Theoretically, Vpiezo = VP −VN can attain a maximum value
of 5.25 V after several cycles of CLKE; however, this value
is limited by VS+2VD due to the diodes of the bridge rectifier.
While Vpiezo is charged to VS+2VD, VP equals to VS+VD and
VN equals to −VD. As VN attains −VD, SY N goes low due
to the comparator in the current zero-crossing detection block
in Fig. 6. A low level SY N then puts WORKING signal
high in the “SSHI working monitoring block” in Fig. 8 and,
a high level WORKING resets the PRECHARGE signal
to low level in the stage 3 of the “excitation evaluation block”
in Fig. 10. As PRECHARGE in this “pre-charging block”
goes low, this whole block is powered OFF and the signals φ1
and φ2 are disabled to low, which turn the switches OFF in
the charge pump shown in Fig. 10. Therefore, the pre-charging
finishes automatically when VP −VN is charged to VS + 2VD
and the SSHI circuit starts operating again.
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Fig. 12: Chip-level simulation waveforms.
Fig. 11 shows the simulated waveforms of the pre-charging
block. It can be seen that the pre-charging starts while VP is
about to increase from its minimum. When the pre-charging
starts, the signal CLKE copies CLK to drive the charge
pump to charge CP . Once VN attains −VD, the WORKING
signal goes back to high level and the pre-charging state
finishes. During the pre-charging period while CLKE signal
is present, the power consumption is as high as 1.4 mW for a
time period lasting less than 1 ms. Hence, a certain amount of
energy (less than 1.4 µJ) is “invested” for restarting the SSHI
circuit.
V. SIMULATION RESULTS
The simulations in this paper were performed using licensed
Virtuoso, Cadence version IC6.1.5. The waveforms of the
chip-level simulation are shown in Fig. 12. From the figure, it
can be seen that the SSHI works to specification and the volt-
ages VP and VN are correctly inverted before 0.125 s. Between
0.125 s and 0.19 s, there is no excitation so both the VP and VN
go towards 12VS due to the leakage (which is 1 V as VS = 2 V
in the simulation). After a period of time from 0.125 s, the
“SSHI working monitoring” block finds that the SSHI is not
working and makes WORKING signal go to a logic low
level. From 0.19 s, a weak excitation is present. The amplitude
of this excitation satisfies the condition Vpp(open) > VTH
but it cannot satisfy Vpp(open) > 2(VS + 2VD). Hence, the
conventional SSHI circuit will not work in this case and will
not extract any energy. But in the proposed SSHI rectifier with
self-startup circuitry, the SSHI circuit is restarted after several
periods of excitation evaluation. The pre-charging occurs at the
time 0.27 s. When VN approaches −VD, the WORKING
signal goes back to high level so the SSHI circuit is now
restarted.
VI. MEASUREMENT RESULTS AND DISCUSSION
The proposed SSHI rectifier with self-startup circuitry
was experimentally evaluated using a commercially available
piezoelectric transducer (PT) of dimension 47 mm × 36 mm
(Mide Technology Corporation V20W). A shaker (LDS V406
M4-CE) was excited at the natural frequency of the PT at
82 Hz and driven by a sine wave from a function generator
(Agilent Technologies 33250A 80 MHz waveform generator)
Fig. 13: Micrograph of the test chip fabricated in a 0.35 µm
CMOS foundry process. The overall die size is 2.8 mm ×
3.2 mm. The active area for the proposed circuit is around
0.6 mm2.
amplified by a power amplifier (LDS PA100E Power Am-
plifier). An off-chip voltage regulator (ON Semiconductor
NCP4681DSQ15T1G) with ultra-low ground leakage current
(IGND ≈ 1.5 µA) was employed to provide a stable 1.5 V
if VS ≥ 1.5 V. When the system is self-sustained and at
a fully-discharged state, the system simply works as a full-
bridge rectifier (threshold is very low due to low VS) and
VS needs to be charged to 1.5 V before the proposed circuit
starts working. Hence, an external power supply at 1.5 V was
also used for some cases. A super capacitor is employed as
the energy storage capacitor (AVX BestCap BZ05CA103ZSB,
measured capacitance CS ≈ 5.2 mF) and four off-chip diodes
(DIODES INC. DFLS130L-7, measured voltage drop when
working in a bridge rectifier is VD ≈ 0.2 V) are employed
to build a full-bridge rectifier. The voltage drop of the diodes
can be measured by employing a full-bridge rectifier (refer to
Fig. 1a) and measuring the higher and lower limits of VP and
VN to obtain the effective voltage drop of the four diodes.
The proposed chip was implemented in a 0.35 µm HV CMOS
process. Fig. 13 shows the die photo of the test chip. The
active area of the proposed SSHI rectifier together with the
DC-DC converters and clock generator is 0.6 mm2. Off-chip
capacitors are used for the SC converters due to limited design
area and the rest of the chip is occupied by other circuits for
other projects.
Table I lists the power loss due to different blocks of the
interface circuit. While the SSHI circuit is operating, the
level shifters consumes high dynamic power due to driving
switches, especially the big W/L CMOS switches controlling
the inductor. As these two switches have very large transistor
width for low ON-resistance purpose, the parasitic capacitance
associated with the gate is extremely large, which increases
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TABLE I: Breakdown of the chip power consumption.
Power loss
Loss mechanism SSHI working SSHI not working
Ring oscillator 260nW 260nW
DC converters 13nW 13nW
Level shifters 286nW 19nW
Zero-crossing detect 211nW 198nW
Pulse generator 6nW 0.1nW
Work monitoring 0.4nW 0.4nW
Excitation evaluation 0.2nW 152.4nW
Total 776.6nW 642.9nW
the energy consumption per switch. When the SSHI circuit
is not working, the driving signal φSSHI of the big W/L
switches is kept at low level, hence the power loss due to level
shifters is significantly decreased. As the comparator in the
zero-crossing detection block constantly outputs a high SY N
signal while SSHI is not working, there is no dynamic power
loss for this comparator. But the excitation evaluation block
is powered ON which consumes extra power while SSHI is
not working. From the table, the power consumption while the
SSHI circuit is not working is found to be less than when the
SSHI circuit is working. Another power-consuming block not
listed in the table is the pre-charging block, which consumes
1.4 µJ for one startup. The average power loss due to this
1.4 µJ startup energy is difficult to be calculated as it depends
on the environmental vibration and how frequently the SSHI
rectifier needs to be restarted. Assuming the SSHI circuit needs
to be restarted for every 100 s, the duty ratio for this block is
around 0.001% and the average power loss is around 14 nW.
Fig. 14 shows waveforms of VN , φSSHI , WORKING
and PRECHARGE from an oscilloscope. The signals were
measured in a period of 20 s by changing the input excitation
amplitude when necessary and CS = 2 V. Before the time
t1, the SSHI circuit is working and the input excitation is
high enough to maintain operation of the SSHI interface.
Pulses φSSHI are generated correctly to invert Vpiezo and
the signal WORKING is at high level. Between t1 and t2,
the excitation is decreased to a very low level. As a result,
φSSHI cannot be generated and WORKING goes to a low
level indicating that the SSHI is not working. Between t2 and
t3, the excitation is slightly increased but the condition for
maintaining the SSHI operational is still not satisfied. This
weak excitation is evaluated by the “excitation evaluation”
block, which decides not to restart the SSHI circuit. From
t3, the excitation is further increased. After evaluating the
input excitation for 1.6 s to make sure that it is not a shock, a
PRECHARGE pulse is generated to restart the SSHI circuit
at time t4. From this instant, WORKING goes back to a high
level until the input excitation is decreased to a very low level
at time t5.
The waveforms in a short period of time while restarting
the SSHI circuit is shown in Fig. 15. After the excita-
tion evaluation block decides to restart the SSHI circuit, a
PRECHARGE pulse is generated to pre-charge the PT.
During the pulse of PRECHARGE, CLKE copies the
Fig. 14: Measured waveforms of signal VN , φSSHI ,
WORKING and PRECHARGE in a period of 20 s.
Fig. 15: Measured waveforms in a short period of time while
restarting the SSHI circuit.
16 kHz clock and VN is charged to −VD. Once VN at-
tains −VD, WORKING goes high, which clears the signal
PRECHARGE and the pre-charging state terminates. As
the SSHI circuit is now working, the signal φSSHI can be
correctly generated to invert the voltage across the PT at each
IP zero-crossing point. The waveforms obtained are consistent
with the operation as described in Sections IV and V.
Fig. 16 shows the measured power obtained at the output
capacitor CS of the rectifier for different VS . The PT was ex-
cited at 82 Hz with an open-circuit voltage Vpp(open) = 2.8 V
(equivalent to 2.0 g) for the measurements. The experiments
were performed with a full-bridge rectifier and the proposed
SSHI rectifier with self-startup circuitry while the value of the
inductor is changed. With the fabricated chip, the full-bridge
rectifier can be achieved by forcing the voltage-inverting signal
φSSHI being at low level and disabling the SSHI circuit.
According to the figure, the full-bridge rectifier was able to
provide a maximum output power of 13.5 µW with an optimal
VS voltage of 0.6 V. As expressed in (1), the condition for
starting the SSHI circuit is Vpp(open) > 2(VS + 2VD); hence,
the theoretical condition for that the SSHI circuit can be started
is VS <
Vpp(open)
2 − 2VD, or VS < 1.2 V. As shown in the
figure, region 1 and region 2 represent the allowed region
and the forbidden region for the conventional SSHI rectifier,
respectively. Compared to the conventional SSHI rectifier, the
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Fig. 16: Measured electrical power output of full-bridge rec-
tifier and the proposed SSHI rectifier with off-chip diodes
(VD = 0.2 V), where the horizontal axis VS represents the
voltage across the storage capacitor CS and Vpp(open) = 2.8 V.
improved SSHI rectifier with self-startup circuitry is able to
start the SSHI circuit at a lower excitation amplitude (or
at a higher VS for a given Vpp(open)), as expressed in (3).
Considering the startup issues of conventional SSHI rectifiers,
the proposed circuit can easily achieve theoretical maximum
power points while the conventional SSHI circuit cannot work
at these points if not previously re-started. Hence, the proposed
SSHI is allowed to work in both regions 1 and 2.
Similar experiments and output power plots for conventional
SSHI rectifiers have been presented in [18], [23], [24], in
which the SSHI startup issue was not addressed. Although
some of the implementations use other methods to detect the
voltage peak and are able to flip Vpiezo until it attains VS+2VD
(or −(VS + 2VD)) to start the SSHI circuits, employing
“working monitor” and “excitation evaluation” blocks can be
considered as useful and significant additions to determine
when to start the SSHI circuit in order to avoid energy loss
due to flipping Vpiezo at weak excitation levels. According to
the theoretical calculation and experimental results in Fig. 16
in this paper, if an SSHI rectifier is not started, a high VS
voltage prevents the rectifier from harvesting energy while the
SSHI circuit is not working. In real-world implementations, it
is impractical to perform manual startup (such as shaking the
harvester) after each period of time, where the excitation level
is extremely low, when the SSHI circuits stop working. Hence,
adding a startup circuitry in an SSHI rectifier is practically
essential to increase the average output power so that energy
can still be extracted at moderate or low excitation levels.
Fig. 17 shows the measured electrical output power and
efficiency in a surface plot while Vpp(open) is varied from
0 V to 12 V with steps of 1 V and VS is varied from 0 V
to 4.5 V with steps of 0.5 V representing 130 independent
measurements. The regions 1 and 2 separated by dotted curves
represent the allowed and forbidden regions, respectively,
for conventional SSHI circuits. The inductor used in these
measurements was chosen at 1 mH and the Vpp(open) = 2.8 V
plane (corresponding to Fig. 16) is highlighted. It can be seen
that while the excitation level Vpp(open) is small (less than
3 V), the maximum power point in function of VS can be
attained over the measured VS range (0 V→ 4.5 V). However,
when the excitation goes higher, the maximum power point
is shifted to higher VS . As the peak power points under
higher excitation levels cannot be achieved as Vpp(open) goes
higher, the power efficiency decreases although the output
power increases. From Fig. 17b, it can also be found that
the startup circuitry allows the proposed SSHI rectifier to
achieve efficiency peaks in region 2 while the conventional
SSHI rectifier can only work in the region 1.
Fig. 18a shows the measured power efficiency from the
PT to the storage capacitor CS for the proposed SSHI with
startup circuitry and the conventional SSHI without startup
circuitry while the circuit is externally powered and self-
powered. The voltage across the storage capacitor is VS = 2 V,
the inductor is chosen at 1 mH and the excitation level is
swept for Vpp(open) = 0 V → 12 V. For conventional SSHI
circuits, if the SSHI circuit is not manually started, the circuit
does not harvest any energy until Vpp(open) goes higher than
2(VS + 2VD) = 4.8 V . However, for the proposed SSHI
circuit, Vpp(open) just needs to overcome VTH , which is
around 1 V. This allows the proposed circuit to achieve the
theoretical peak efficiency point and it can harvest energy
over an increased input range. Fig. 18b shows the efficiency
variation while the excitation level is swept from low to high
and from high to low. The conventional SSHI circuit is only
able to achieve the theoretical peak performance when the
excitation moves from high to low because the SSHI circuit
has been started by high excitation before; but from low to
high, the conventional SSHI cannot work as expected until it
overcomes the 2(VS +2VD) threshold. However, the proposed
SSHI circuit is able to achieve the expected performance in
both excitation sweeping directions.
VII. CONCLUSION
This paper identified a startup problem that exists with
the conventional SSHI interface circuits that are commonly
used in piezoelectric energy harvesters due to the high power
efficiencies. This startup issue limits the operational range
of conventional SSHI rectifiers making it difficult to extract
any energy under low excitation input. An improved SSHI
architecture is introduced in this paper to dynamically detect
the operation of the SSHI circuit and automatically restart the
circuit when it is not operational and the excitation input meets
startup conditions. Theoretical calculations and measured re-
sults show that the proposed SSHI interface circuit is able to
extract energy in an increased input range starting from a much
lower excitation amplitude. With an increased input range, the
proposed SSHI circuit can achieve the theoretical maximum
power point and the maximum efficiency point while the
conventional SSHI circuit can only attain these points if it has
been previously started off at a higher excitation amplitude.
This approach thus provides the ability to re-start the SSHI
circuit and increase the operational range under practical
excitation conditions without consuming additional power.
This work also sets the stage for future designs that can tune
the configuration of the interface power conditioning circuit
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(a) Power. (b) Efficiency.
Fig. 17: 3-D surface plot of measured output electrical power and efficiency in function of Vpp(open) and VS while the inductor
is chosen at L = 1 mH (with external stable 1.5 V power supply and the conversion efficiency of voltage regulator is not
considered).
(a) (b)
Fig. 18: (a) Measured power efficiency for the proposed SSHI with startup circuitry and the conventional SSHI without startup
circuitry while the circuit is externally powered and self-powered using an off-chip voltage regulator. (b) Efficiency variation
while excitation level is swept in two directions.
for energy harvesters with a view towards maximizing output
power by dynamically evaluating the operating environmental
conditions.
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